module E15Clock1Hz(input FastClock, output reg SlowClock);

reg [25:0]R;

always @(posedge FastClock)
begin
	if (R<25000000)
		R <= R+26'b1;
	else
		begin
			SlowClock <= ~SlowClock;
			R <= 0;
		end
end

endmodule